

# ALICE Physics goals

(has to cover in one experiment what at the SPS was covered by 6-7 experiments, and at RHIC by 4!!)

# Global observables: Multiplicities, η distributions

# • Degrees of freedom as a function of T hadron ratios and spectra, dilepton

continuum, direct photons

• Early state manifestation of collective effects:

## elliptic flow

• Energy loss of partons in quark gluon plasma:

jet quenching, high pt spectra, open charm and open beauty

- > Large acceptance
- > Good tracking capabilities
- > Selective triggering
- > Excellent granularity

• Deconfinement:

charmonium and bottonium spectroscopy
Chiral symmetry restoration: neutral to charged ratios, res. decays
Fluctuation phenomena - critical behavior:

event-by-event particle comp. and spectra

• Geometry of the emitting source: HBT, impact parameter via zero-degree energy flow

### • pp collisions in a new energy domain

- > Wide momentum coverage
- > P.I.D. of hadrons and leptons
- > Good sec. vertex reconstr.
- > Photon Detection

Use a variety of experimental techniques!







- 6 Layers, three technologies (keep occupancy ~constant ~2% for max mult)
  - 1-2 Silicon Pixel (0.2 m<sup>2</sup>, 9.8 Mchannels)
  - 3-4 Silicon Drift (1.3 m<sup>2</sup>, 133 kchannels)
  - 5-6 Double-sided Silicon Strip (4.9 m<sup>2</sup>, 2.6 Mchannels)



# **ITS: Many electronics developments**

#### ALICE PIXEL CHIP

(all full-custom designs in rad. tol., 0.25  $\mu$ m process)





## System testing and setting up of series production



SDD barrels

Silicon Drift Detectors

Tot. No. channels: 133 •103Tot. No. detectors: 260total area :1.37 m²

	Layer 3	Layer 4
Radius (cm)	14.9	23.8
Ladders	14	22
SDDs per ladder	6	8







SDD tront-end and readout electronics

# **Design specifications**

- dynamic range: up to 8 MIPs
- noise: 250 e<sup>-</sup>
- readout time < 1ms
- power consumption:
   <5 mW/channel</li>
- chips thinned to 150μm



# **PASCAL** (64 channels)

- > Preamplifier ( $\tau \sim 40$ ns, RC-CR<sup>2</sup> shaping)
- Analog memory (64 ×256 cells)
- 32 10-bit linear ADC (1 every 2 channels)AMBRA (64 channels)
- Four 16 kB buffers
- Baseline equalization
- 10 to 8-bit compression

## CARLOS (1 for 8 AMBRAs)

- Zero suppression and Compression of data from 1 SDD with a 2D – 2-Threshold algorithm (programmable parameters)
- Interface with AMBRAs, GOL and CARLOS-rx (FPGA based board, in counting room, which links to DDLs)
- FEE monitoring (SEU) time-multiplexed with data on the 16-bit output data bus
- Protections against radiation effects (parity check)



# SDD readout architecture (each half-ladder)





- \_O<sub>►</sub> 40 MHz clock
- \_O<sub>►</sub> Programming & monitoring
- Data output & monitoring

